Computer I/O and DMA Quiz

Computer I/O and DMA Quiz

University

115 Qs

quiz-placeholder

Similar activities

Network components + IP addresses

Network components + IP addresses

University

120 Qs

database

database

University

117 Qs

Kiến thức CNTT cơ bản

Kiến thức CNTT cơ bản

University

118 Qs

UTS ORGANISASI KOMPUTER

UTS ORGANISASI KOMPUTER

University

118 Qs

Data and Digital Communication Fi

Data and Digital Communication Fi

University

120 Qs

Operating Systems Quiz

Operating Systems Quiz

University

115 Qs

Arquitectura Ordenadores 2 Parcial 2

Arquitectura Ordenadores 2 Parcial 2

University

116 Qs

12C Btec Database

12C Btec Database

9th Grade - University

120 Qs

Computer I/O and DMA Quiz

Computer I/O and DMA Quiz

Assessment

Quiz

Computers

University

Hard

Created by

mimi mimi

FREE Resource

AI

Enhance your content

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

115 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

DMA stands for:

Direct Management Access

Direct Memory Application Access

Direct Memory Access

Direct Mainboard Administration

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Characteristics of multi-level centralized bus arbitration:

Peripheral devices are connected to a single bus request line

Devices are connected to the bus arbitration unit with a single wire

Each peripheral device has a separate bus request line

Peripheral devices are connected to different bus request lines

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which statement about programmed I/O is incorrect?

The peripheral device is the active entity in data exchange

The peripheral device is the passive entity in data exchange

When executing a program with an I/O instruction, the CPU controls data exchange with the peripheral device

Using I/O instructions in the program to exchange data with ports

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

An important feature of an asynchronous bus is:

It has a common clock signal controlling operations

Data is transmitted simultaneously

It lacks a common clock signal controlling operations

Data is transmitted asynchronously

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which statement about block DMA is correct?

Data is transmitted whenever the bus is free

Data is transferred in blocks, and DMA returns the bus to the CPU after the entire block is transferred

The CPU is temporarily suspended during each bus cycle

Data is transmitted discontinuously in bytes

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

How many methods are there to identify interrupt modules?

4 methods

1 method

3 methods

2 methods

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which statement about serial I/O is correct?

Multiple bits are transmitted at once

It is fast

It requires multiple data transmission lines

It requires a converter from parallel to serial data and vice versa

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?