Verilog Logic and Circuit Quiz

Verilog Logic and Circuit Quiz

University

15 Qs

quiz-placeholder

Similar activities

Motorsport and Kart Design Worksheet Questions (Grade 13)

Motorsport and Kart Design Worksheet Questions (Grade 13)

University

10 Qs

Boolean expressions, data converters and semiconductor memories2

Boolean expressions, data converters and semiconductor memories2

University

10 Qs

Embedded Systems Quiz

Embedded Systems Quiz

University

16 Qs

Braking Methods of Electrical Drives

Braking Methods of Electrical Drives

University

10 Qs

Arduino Uno Quiz

Arduino Uno Quiz

University

10 Qs

Microprocessor (Ch 1-4)

Microprocessor (Ch 1-4)

University

11 Qs

Quiz Counter, FSM 2024

Quiz Counter, FSM 2024

University

15 Qs

MPMC 2024-25 ISE-I

MPMC 2024-25 ISE-I

University

20 Qs

Verilog Logic and Circuit Quiz

Verilog Logic and Circuit Quiz

Assessment

Quiz

Engineering

University

Easy

Created by

Sruthy Sukumaran

Used 1+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

15 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which Verilog construct is best suited to model combinational logic like adders or multiplexers?

always @(posedge clk)

initial block

assign statement

always @(posedge reset)

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a 4-bit adder/subtractor circuit, the control input is XORed with each bit of operand B. What is the purpose of this operation?

To detect carry propagation

To enable signed number operations

To convert addition into subtraction

To avoid overflow

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a full subtractor, the borrow output depends on:

Only A and B

Only Bin and A

A, B, and Bin

A and Bin only

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which flip-flop is most efficient to implement counters in Verilog?

SR flip-flop

D flip-flop

JK flip-flop

T flip-flop

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

If a T flip-flop receives continuous clock pulses with T = 1, the output will:

Remain constant

Reset to 0 always

Toggle between 0 and 1

Produce unpredictable results

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A 2:1 multiplexer can be used to implement:

XOR gate

NOT gate

Any Boolean function

NAND gate

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In the 4×1 multiplexer, if S1S0 = 10, which input is selected?

I0

I1

I2

I3

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?