Verilog Logic and Circuit Quiz

Verilog Logic and Circuit Quiz

University

15 Qs

quiz-placeholder

Similar activities

Flip-Flop and Timing Parameters Quiz

Flip-Flop and Timing Parameters Quiz

University

10 Qs

Quiz sobre Circuitos Lógicos Secuenciales

Quiz sobre Circuitos Lógicos Secuenciales

University

11 Qs

Boolean expressions, Data converters and semiconductor memories

Boolean expressions, Data converters and semiconductor memories

University

10 Qs

Circuit Quiz 3

Circuit Quiz 3

University

20 Qs

INDUSTRIAL  AUTOMATION

INDUSTRIAL AUTOMATION

University

20 Qs

PRE TEST SCADA - DASAR PEMROGRAMANPLC HMI

PRE TEST SCADA - DASAR PEMROGRAMANPLC HMI

University

10 Qs

DPCO UNIT 3 quiz

DPCO UNIT 3 quiz

University

10 Qs

8051 Microcontroller Applications Quiz

8051 Microcontroller Applications Quiz

University

15 Qs

Verilog Logic and Circuit Quiz

Verilog Logic and Circuit Quiz

Assessment

Quiz

Engineering

University

Easy

Created by

Sruthy Sukumaran

Used 1+ times

FREE Resource

15 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which Verilog construct is best suited to model combinational logic like adders or multiplexers?

always @(posedge clk)

initial block

assign statement

always @(posedge reset)

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a 4-bit adder/subtractor circuit, the control input is XORed with each bit of operand B. What is the purpose of this operation?

To detect carry propagation

To enable signed number operations

To convert addition into subtraction

To avoid overflow

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a full subtractor, the borrow output depends on:

Only A and B

Only Bin and A

A, B, and Bin

A and Bin only

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which flip-flop is most efficient to implement counters in Verilog?

SR flip-flop

D flip-flop

JK flip-flop

T flip-flop

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

If a T flip-flop receives continuous clock pulses with T = 1, the output will:

Remain constant

Reset to 0 always

Toggle between 0 and 1

Produce unpredictable results

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A 2:1 multiplexer can be used to implement:

XOR gate

NOT gate

Any Boolean function

NAND gate

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In the 4×1 multiplexer, if S1S0 = 10, which input is selected?

I0

I1

I2

I3

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?