Control signals

Control signals

University

8 Qs

quiz-placeholder

Similar activities

Surprise Quiz - I

Surprise Quiz - I

University

10 Qs

Operating System

Operating System

University

10 Qs

การเข้ารหัสและการมอดูเลชัน

การเข้ารหัสและการมอดูเลชัน

University

10 Qs

FIRST QUIZ IN INTEGRAL CALCULUS

FIRST QUIZ IN INTEGRAL CALCULUS

12th Grade - University

7 Qs

Silicon Controlled Rectifier (SCR) Overview

Silicon Controlled Rectifier (SCR) Overview

University

9 Qs

Phase Locked Loop

Phase Locked Loop

University

10 Qs

Surprise Quiz - II

Surprise Quiz - II

University

10 Qs

DLC- Introduction to number system

DLC- Introduction to number system

University

10 Qs

Control signals

Control signals

Assessment

Quiz

Engineering

University

Hard

Created by

Bindu p

Used 2+ times

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which control signal selects between the register destination fields rt and rd in MIPS?

ALUSrc


RegDst

MemtoReg

Branch

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the value of MemtoReg for an lw instruction?

0

1

Depends on opcode

None of the above

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which control signal determines whether the second ALU operand comes from the register file or from the sign-extended immediate?

MemRead

RegWrite

ALUSrc

PCSrc

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

For an R-type instruction, which of the following signals is 1?

RegDst, RegWrite

MemWrite, MemtoReg

ALUSrc, MemRead

Branch, MemWrite

5.

FILL IN THE BLANK QUESTION

1 min • 1 pt

The control signal RegWrite is 0 for __________ and 1 for R-type instructions.

6.

FILL IN THE BLANK QUESTION

1 min • 1 pt

The control signal MemWrite is set to 1 only for the __________ instruction.

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which control signal is responsible for deciding whether the ALU should perform addition, subtraction, AND, OR, etc.?

ALUSrc


ALUOp

PCSrc

MemWrite

8.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which pair of control signals must be set for a beq instruction to branch correctly?

Branch = 1, Zero = 1

MemRead = 1, Zero = 1

ALUSrc = 1, RegWrite = 1

MemWrite = 1, Branch = 1