
RISC Architecture and Memory Types Quiz
Authored by Prakash V
Other
University
Used 7+ times

AI Actions
Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...
Content View
Student View
10 questions
Show all answers
1.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
In RISC architecture, how many clock cycles does a typical instruction require?
Two
One
Multiple
Variable
2.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
Which is true about RISC approach?
Instructions are complex
Execution time is more
Instruction decoding is complex
Pipelining is easier
3.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
Which memory must be exposed to ultraviolet light for erasing data?
PROM
EEPROM
EPROM
Flash
4.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
Which memory type allows byte-level erase and reprogramming electrically?
PROM
EPROM
EEPROM
SRAM
5.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
Which of the following is not true about DRAM?
High density
Fastest access time
Needs periodic refreshing
Used when large memory is needed
6.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
In power supply design, what is not a key consideration?
EMI/RFI mitigation
Voltage regulation
low cost
Battery management
7.
MULTIPLE CHOICE QUESTION
30 sec • 1 pt
Which type of processor architecture is most suitable for high computation-intensive tasks like image processing?
GPP
Microcontroller
DSP
EEPROM
Access all questions and much more by creating a free account
Create resources
Host any resource
Get auto-graded reports

Continue with Google

Continue with Email

Continue with Classlink

Continue with Clever
or continue with

Microsoft
%20(1).png)
Apple
Others
Already have an account?