Unit 1.1_1.4 Digital

Unit 1.1_1.4 Digital

University

8 Qs

quiz-placeholder

Similar activities

Unit 1: Introduction to microcontrollers

Unit 1: Introduction to microcontrollers

University

12 Qs

Combinational Logic Quiz

Combinational Logic Quiz

University

10 Qs

BREAKEVEN ANALYSIS

BREAKEVEN ANALYSIS

University

5 Qs

Research Productivity Survey for Junior Faculty Members

Research Productivity Survey for Junior Faculty Members

University

10 Qs

p2rt

p2rt

7th Grade - University

10 Qs

Forces

Forces

10th Grade - University

10 Qs

FD Intro to Ops Management

FD Intro to Ops Management

University

9 Qs

Recap of Sessions 12 & 13

Recap of Sessions 12 & 13

11th Grade - University

10 Qs

Unit 1.1_1.4 Digital

Unit 1.1_1.4 Digital

Assessment

Quiz

Engineering

University

Hard

Created by

Mohd Ismail Jusoh

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A quantity having discrete numerical values is

an analog quantity

a digital quantity

a binary quantity

a natural quantity

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The term bit means

a small amount of data

a 1 or a 0

binary digit

both answers (b) and (c)

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The time interval between the 50% points on the rising and falling edges is

rise time

fall time

pulse width

period

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

A pulse in a certain waveform has a frequency of 50 Hz. It repeats itself every

1 ms

20 ms

50 ms

100 ms

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In a certain digital waveform, the period is four times the pulse width. The duty cycle is

25%

50%

75%

100%

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

An inverter

performs the NOT operation

changes a HIGH to a LOW

changes a LOW to a HIGH

does all of the above

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The output of an OR gate is LOW when

any input is HIGH

all inputs are HIGH

no inputs are HIGH

Both (a) and (b)

8.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The output of an AND gate is LOW when

any input is LOW

all inputs are HIGH

no inputs are HIGH

Both (a) and (c)