CA 5-6 UNITS QUIZ

CA 5-6 UNITS QUIZ

12th Grade

20 Qs

quiz-placeholder

Similar activities

Microprocessadores (UAL,UC,...)

Microprocessadores (UAL,UC,...)

11th - 12th Grade

20 Qs

Computing Components - Chap 6

Computing Components - Chap 6

11th Grade - University

18 Qs

Processor

Processor

10th - 12th Grade

21 Qs

Hardware: Edexcel GCSE Computer Science

Hardware: Edexcel GCSE Computer Science

9th - 12th Grade

20 Qs

OCR A Level Computer Science (H446) - Component 1.1.2 - Types of Processor

OCR A Level Computer Science (H446) - Component 1.1.2 - Types of Processor

11th Grade - University

19 Qs

Computer Science ALevel

Computer Science ALevel

10th - 12th Grade

15 Qs

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

11th Grade - University

23 Qs

Programming Vocabulary

Programming Vocabulary

10th - 12th Grade

17 Qs

CA 5-6 UNITS QUIZ

CA 5-6 UNITS QUIZ

Assessment

Quiz

Computers

12th Grade

Hard

Created by

venkateshwara rao T

FREE Resource

20 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Why is an interface needed to connect peripheral devices to a computer?

To increase CPU speed

To provide a standardized communication method

To reduce memory usage

To directly execute I/O commands

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In synchronous data transfer, data transfer is dependent on:

The availability of the CPU

A clock signal

Device polling

Device priority

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which method uses a signal sent by the peripheral to notify the CPU when it is ready for data transfer?

Strobe-Controlled Transfer

DMA Transfer

Handshaking

Polling

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which data transfer method allows the CPU to execute other instructions while the peripheral device and memory communicate directly?

Programmed I/O

Strobe-Controlled Transfer

Interrupt-Initiated I/O

DMA Controlled Transfer

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

In an interrupt-initiated I/O, the CPU:

Continuously checks if a device is ready

Receives an interrupt signal when the device is ready

Ignores any I/O requests

Uses direct access to memory for I/O

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which method determines device priority by a linear chain of devices?

Polling

Handshaking

Priority Interrupt

Daisy Chaining

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

An Input/Output Processor (IOP) is primarily designed to:

Control the arithmetic unit

Manage communication with I/O devices

Execute application software

Store program instructions

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?