DSD QUIZZ 1 2023 Batch

DSD QUIZZ 1 2023 Batch

10 Qs

quiz-placeholder

Similar activities

Year 8 Memory KO

Year 8 Memory KO

KG - University

10 Qs

Science: Earth and Space: Quiz 1

Science: Earth and Space: Quiz 1

KG - University

10 Qs

Quiz on Understanding Abstraction in Python-11 Arts

Quiz on Understanding Abstraction in Python-11 Arts

KG - University

10 Qs

Tri-2 Week# 11 literary/rhetorical vocabulary quiz

Tri-2 Week# 11 literary/rhetorical vocabulary quiz

12th Grade

10 Qs

log quiz

log quiz

KG - University

11 Qs

Unit 1 Quiz

Unit 1 Quiz

KG - University

10 Qs

Quiz

Quiz

KG - University

10 Qs

MD5.0 Marc teòric àrea 5

MD5.0 Marc teòric àrea 5

KG - University

10 Qs

DSD QUIZZ 1 2023 Batch

DSD QUIZZ 1 2023 Batch

Assessment

Quiz

others

Easy

Created by

Radhika Senthil

Used 7+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which one of the following statements is correct
ECL has the least propagation delay
TTL has the least propagation delay
CMOS has the highest power dissipation
TTL has the lowest power consumption

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The most important parameter for evaluating and comparing logic families are
Power dissipation
Propagation delay
Noise margin
Fan-out

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The propagation delay of the logic gate
Increases the power dissipation
Limit the maximum speed at which circuit can operate
Increases the logic level for high-state
None of the above

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Media Image
Determine the output of the logic array in the following figure. The Xs represent connected link
AB'+A'B
1
0
AB+A'B'

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Media Image
The minimum number of AND and OR gate required for the implementation of Boolean function using PLA is
3 AND and 2 OR
4 AND and 2 OR
3 AND and 4 OR
4 AND and 3 OR

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Select the correct statement about PLA (Programmable logic array) i. PLA is used to implement sequential logic circuit ii. In PLA we cannot change the functionality after manufacturing In PLA both AND and OR gate plane are programmable
i, ii and iii
ii and iii only
iii only
i and iii only

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Identify the volatile memory device
RAM
ROM
PROM
EPROM

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?