COA_Ch05_Exam

COA_Ch05_Exam

25 Qs

quiz-placeholder

Similar activities

Quiz-8086 Microprocessor

Quiz-8086 Microprocessor

KG - University

20 Qs

Memory and Cognitive Processes Quiz

Memory and Cognitive Processes Quiz

12th Grade

20 Qs

The Giver Chapter 9-12

The Giver Chapter 9-12

8th Grade

25 Qs

Unit 15: Hardware and Virtual Machines Quiz

Unit 15: Hardware and Virtual Machines Quiz

KG - University

20 Qs

COA_Ch04_Exam

COA_Ch04_Exam

KG - University

21 Qs

Evaluación de Arquitectura de Computadoras

Evaluación de Arquitectura de Computadoras

KG - University

21 Qs

Special Purpose Registers

Special Purpose Registers

KG - University

20 Qs

COA_Ch05_Exam

COA_Ch05_Exam

Assessment

Quiz

others

Hard

Created by

Chun-Jung Lin

FREE Resource

25 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

General-purpose architectures are divided into three groups:
memory-memory, register-memory, and load-store
stack addressing, accumulator addressing, and register addressing
Von Neumann, parallel, and quantum
Windows, Mac, and Linux

2.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

Consider the infix expression: 16/(5+3). The equivalent postfix (reverse Polish notation) expression is:
16/8
16 / 5 + 3
16 5 3 + /
5 3 + / 16

3.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

Consider the postfix (reverse Polish notation) 10 5 + 6 3 - /. The equivalent infix expression is:
(10+5)/(6-3)
選項 2
10/5+(6-3)
(10+5)-(6/3)

4.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

A stack-organized computer uses _______ addressing.
indirect
zero
indexed
direct

5.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

If the opcodes field for an instruction has n bits, that means there are _______ potential distinct operations.
2n
n/2
2^n
n^2

6.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

A “subtract” statement is an example of:
an arithmetic instruction
a data movement instruction
a Boolean logic instruction
a bit manipulation instruction
an input/output instruction

7.

MULTIPLE CHOICE QUESTION

30 sec • 4 pts

Examples of hazards in pipelines include:
resource conflicts, data dependencies, and conditional branch statements
superscalar and VLIW
addressing modes and memory
ILP and VLIW

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?