DIGITAL IC DESIGN

DIGITAL IC DESIGN

University

10 Qs

quiz-placeholder

Similar activities

Daikin Goes to Campuss

Daikin Goes to Campuss

University

10 Qs

Pseudo NMOS Logic Gates Quiz

Pseudo NMOS Logic Gates Quiz

University

11 Qs

Pseudo-NMOS Inverter Quiz

Pseudo-NMOS Inverter Quiz

University

5 Qs

Kerja Pemaipan Kuprum.

Kerja Pemaipan Kuprum.

1st Grade - University

15 Qs

Computer Hardware Quiz

Computer Hardware Quiz

12th Grade - University

15 Qs

Converter

Converter

University

10 Qs

Pengenalan Konversi Energi Listrik

Pengenalan Konversi Energi Listrik

University

12 Qs

Daikin Lecture Series 3

Daikin Lecture Series 3

University

10 Qs

DIGITAL IC DESIGN

DIGITAL IC DESIGN

Assessment

Quiz

Other

University

Hard

Created by

Rahul NA

Used 3+ times

FREE Resource

AI

Enhance your content

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Media Image

VTC Characteristic curve of a CMOS inverter is shown in figure, find the region of operation of NMOS and PMOS at point A

NMOS -LINEAR

PMOS-OFF

NMOS -LINEAR

PMOS-SAT

NMOS -SAT

PMOS-LINEAR

NMOS -OFF

PMOS-LINEAR

2.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Media Image

For VTC of the inverter shown in figure which of the following is false?

NMH=VDD-VIH

NML=VDD+VIL

3.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Which of the following you will consider important while designing an efficient IC.

Low Power device

High Speed Device

Low Energy-Delay Product devices

High Energy-Delay Product devices

4.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Media Image

Find the output Y when A=B=C=VDD and the threshold drop is Vtn

Y=VDD

Y=VDD-VTN

Y=VDD-2VTN

5.

MULTIPLE SELECT QUESTION

2 mins • 1 pt

Which of the following are the Issues in dynamic IC design?

(multiple answers are right)

Charge Sharing

Charge Leakage

Capacitive Coupling

Clock Feedthrougn

6.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

What is the most important disadvantage of Domino Logic

Non-Inverting output

Use of an extra Inverter

Cannot handle large fan in logic.

No Pull up logic circuit like static CMOS inverter.

7.

MULTIPLE CHOICE QUESTION

2 mins • 1 pt

Media Image

What type of design technique is shown in the figure?

Domino Logic

n-P CMOS

Ratioed Logic

Sequential Circuits

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?