ECE212_COmb2

ECE212_COmb2

University

5 Qs

quiz-placeholder

Similar activities

Swaleha first quiz

Swaleha first quiz

University

5 Qs

Webinar Deep Learning

Webinar Deep Learning

10th Grade - Professional Development

10 Qs

Logic Gate

Logic Gate

10th Grade - University

10 Qs

ECE214_MOS

ECE214_MOS

University

5 Qs

Electrical Quiz

Electrical Quiz

University

5 Qs

TA Modul Dioda

TA Modul Dioda

University

10 Qs

EEE1001-Quiz2

EEE1001-Quiz2

University

10 Qs

วงจรดิจิทัล

วงจรดิจิทัล

University

10 Qs

ECE212_COmb2

ECE212_COmb2

Assessment

Quiz

Science

University

Hard

Created by

Sameh Ibrahim

Used 5+ times

FREE Resource

5 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The activity factor of the NAND gate

is larger than that of the NOR gate

is smaller than that of the NOR gate

is equal to that of the NOR gate

2.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

The following does not affect the CMOS gates delay:

fan in

input pattern

transistor sizing

activity factor

3.

MULTIPLE SELECT QUESTION

45 sec • 1 pt

To reduce the delay of a NAND gate

make the bottom NMOS larger than the rest

make the bottom NMOS smaller than the rest

make the top NMOS larger than the rest

make the top NMOS smaller than the rest

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The parasitic delay of the 2-input NOR gate

is equal to that of the 2-input NAND gate

is smaller than that of the 2-input NAND gate

is larger than that of the 2-input NAND gate

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The logical effort depends on

the input capacitance

the output capacitance

the supply

the frequency