GCE AQA CS - 04 Computer Architecture

GCE AQA CS - 04 Computer Architecture

10th - 11th Grade

12 Qs

quiz-placeholder

Similar activities

Computer Hardward - Fetch, Decode & Execute Cycle

Computer Hardward - Fetch, Decode & Execute Cycle

4th - 12th Grade

10 Qs

1.1.4  Fetch Decode Execute Cycle

1.1.4 Fetch Decode Execute Cycle

1st - 10th Grade

10 Qs

1.1 - System Architecture - CPU [OCR] [GCSE]

1.1 - System Architecture - CPU [OCR] [GCSE]

9th - 12th Grade

10 Qs

1.1 System Architecture

1.1 System Architecture

10th Grade

14 Qs

STM OCR GCSE Computer Science: Section 1, Test 1

STM OCR GCSE Computer Science: Section 1, Test 1

9th - 11th Grade

15 Qs

1 J277 1.1 Purpose of the CPU

1 J277 1.1 Purpose of the CPU

10th Grade

11 Qs

GCSE Computing 1.1 - 1.3 Revision

GCSE Computing 1.1 - 1.3 Revision

10th - 11th Grade

17 Qs

GCSE CS - 1.1 CPU

GCSE CS - 1.1 CPU

9th - 11th Grade

15 Qs

GCE AQA CS - 04 Computer Architecture

GCE AQA CS - 04 Computer Architecture

Assessment

Quiz

Computers

10th - 11th Grade

Medium

Created by

Edward Keen

Used 14+ times

FREE Resource

12 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Computing pioneer from Hungary who gave his name to a computer architecture that uses stored programs. Instructions are fetched, decoded and executed one at a time.
Von Neumann
Bus
Architecture
Central Processing Unit
Stored program

2.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

The phase of the instruction cycle that retrieves an instruction from main memory
Fetch
Von Neumann
Bus
Architecture
Central Processing Unit

3.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

This phase of the instruction cycle determines what task the CPU must perform
Decode
Fetch
Von Neumann
Bus
Architecture

4.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

The phase of the instruction cycle where the task is carried out, which could be an arithmetic, shift, logic or memory operation
Execute
Decode
Fetch
Von Neumann
Bus

5.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Also known as the instruction cycle, the complete process of retrieving an instruction from store, decoding it and carrying it out
Fetch-Execute Cycle
Execute
Decode
Fetch
Von Neumann

6.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

A single operation, one of these is executed each time the CPU performs the fetch-execute cycle
Instruction
Fetch-Execute Cycle
Execute
Decode
Fetch

7.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Also known as RAM or Primary Storage, this is where data and instructions are stored in the Von Neumann architecture
Main memory
Instruction
Fetch-Execute Cycle
Execute
Decode

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?