Computer ports & Fetch-execute cycle

Computer ports & Fetch-execute cycle

11th - 12th Grade

7 Qs

quiz-placeholder

Similar activities

Edexcel GCSE Computer Science Topic 3: Computers

Edexcel GCSE Computer Science Topic 3: Computers

12th Grade

10 Qs

Processor

Processor

12th Grade

12 Qs

1. Architecture of the CPU

1. Architecture of the CPU

7th - 11th Grade

9 Qs

Understanding Pipelining in Processors

Understanding Pipelining in Processors

12th Grade - University

8 Qs

# 2 Von Neumann Architecture

# 2 Von Neumann Architecture

11th Grade

11 Qs

Computer Architecture – von Neumann and CPU Operations

Computer Architecture – von Neumann and CPU Operations

11th Grade

10 Qs

Computer architecture: The Fetch-Execute cycle

Computer architecture: The Fetch-Execute cycle

10th - 12th Grade

10 Qs

A level Computer Science Fetch Decode Execute

A level Computer Science Fetch Decode Execute

10th Grade - University

11 Qs

Computer ports & Fetch-execute cycle

Computer ports & Fetch-execute cycle

Assessment

Quiz

Computers

11th - 12th Grade

Easy

Created by

Aainaa Idris

Used 21+ times

FREE Resource

7 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

USB stands for...

United Single Bus

Universal Standard Bus

Universal Serial Bus

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

VGA stands for...

Video Graphics Audio

Video Graphics Array

Visual Graphics Audio

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

HDMI stands for...

High-definition multi integrated

High-definition multimedia internet

High-definition multimedia interface

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

VGA allows _______________ output.

visual only

both audio and visual

audio only

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

RTN stands for...

Register Transfer Notation

Register Transmit Notation

Registration Transmission Notation

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Purpose of RTN is to _________________ what is happening in the ________________ during __________________.

save, registers, interrupt

describe, registers, fetch-execute cycle

delete, registers, fetch-execute cycle

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Fetch-execute cycle = Von Neumann model

True

False