LAB IA VIVA 18ECL66

LAB IA VIVA 18ECL66

Professional Development

10 Qs

quiz-placeholder

Similar activities

Workshop Retiro El Verdadero Reto

Workshop Retiro El Verdadero Reto

Professional Development

15 Qs

Unit 1 Quiz

Unit 1 Quiz

Professional Development

10 Qs

Embedded System unit 8

Embedded System unit 8

Professional Development

15 Qs

Legislación

Legislación

Professional Development

11 Qs

Embedded Systems

Embedded Systems

Professional Development

10 Qs

Amp Pentium pro

Amp Pentium pro

Professional Development

7 Qs

RISCOS LABORALS

RISCOS LABORALS

Professional Development

15 Qs

Computer Organization Quiz

Computer Organization Quiz

Professional Development

10 Qs

LAB IA VIVA 18ECL66

LAB IA VIVA 18ECL66

Assessment

Quiz

Other, Specialty, Education

Professional Development

Hard

Created by

YNR KH

Used 1+ times

FREE Resource

10 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What are the components of an embedded system?

Assembler.

Emulator.

Debugger.

only 1 and 3

All the above

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Difference between RISC and CISC processor?

RISC has no memory unit and uses separate hardware to implement instructions.


CISC has a memory unit to implement complex instructions.

CISC has no memory unit and uses separate hardware to implement instructions.


RISC has a memory unit to implement complex instructions.

Both RISC and CISC have no memory unit

None of the above

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

ISR?

Interrupt Service Routine

Interrupt Service Router

Interrupt Sepecial Routine

Interrupt Service Register

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is interrupt latency?

interrupt latency is the number of clock cycles that are taken by the processor to respond to an interrupt request.

interrupt latency is the number of clock cycles that are taken by the processor to respond without interrupt request.

both a and b are correct

None of the above

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is a nested interrupt?

an interrupt is not allowed to any time and anywhere even an ISR is being executed

an interrupt is allowed only when an ISR is not being executed

an interrupt is allowed to any time and anywhere even an ISR is being executed

none of the above

6.

FILL IN THE BLANK QUESTION

1 min • 1 pt

NVIC________________

7.

FILL IN THE BLANK QUESTION

1 min • 1 pt

In our part b program, what was the header file we used for cortex-m3 programming?

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?