Week #3 Quiz LVSI Design

Week #3 Quiz LVSI Design

3rd Grade

8 Qs

quiz-placeholder

Similar activities

Checkpoint 2 Rreview

Checkpoint 2 Rreview

3rd Grade

10 Qs

الحاسوب في حياتنا

الحاسوب في حياتنا

1st - 3rd Grade

10 Qs

Diskominfosanditik quiz

Diskominfosanditik quiz

3rd Grade

10 Qs

Engineering Design Process

Engineering Design Process

2nd - 5th Grade

10 Qs

Tugas 1

Tugas 1

1st - 10th Grade

4 Qs

Good and Bad Design

Good and Bad Design

3rd - 12th Grade

10 Qs

Year 9 ICT - Block 1 Quiz

Year 9 ICT - Block 1 Quiz

1st - 5th Grade

12 Qs

Maker Empire Review

Maker Empire Review

3rd Grade

8 Qs

Week #3 Quiz LVSI Design

Week #3 Quiz LVSI Design

Assessment

Quiz

Computers

3rd Grade

Medium

Created by

MAZLEE MAZALAN

Used 3+ times

FREE Resource

8 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the greatest challenge in VLSI design?

too many transistors to verify

managing system complexity

many delays in VLSI design

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is Y chart?

represent 3 distinct design domain- Specification, structural, physical

represent 3 distinct design domain- Specification, behavior, physical

represent 3 distinct design domain- Behavior, structural, physical

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is floor-plan?

to place cells in an area

to estimate the area of entire system

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the maximum possible core area in the MIPS processor?

12.25 lambda square

12.25 mega lambda square

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

How many transistors in a 3 input static NAND?

2

3

6

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the difference between combinational and sequential circuits?

Combinational holds the current and previous value

Sequential holds the current and previous value

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What are the sequence elements?

latch and flip-flop

transistor

logic gates

8.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

What is the sequence overhead?

hold the overhead data

add some delay when hold data