Computer Architecture A Level CS

Computer Architecture A Level CS

10th - 11th Grade

24 Qs

quiz-placeholder

Similar activities

Storia Informatica

Storia Informatica

9th - 12th Grade

20 Qs

INFORMÁTICA DIAGNÓSTICO 1ero

INFORMÁTICA DIAGNÓSTICO 1ero

11th Grade

20 Qs

Year 9 exam

Year 9 exam

8th - 10th Grade

20 Qs

Computer Science and Computer Scientists

Computer Science and Computer Scientists

9th - 11th Grade

20 Qs

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

OCR A Level Computer Science (H446) - Component 1.1.1 - Structure and Function of the Processor

11th Grade - University

23 Qs

J277 Architecture and Factors that effect performance

J277 Architecture and Factors that effect performance

10th Grade

22 Qs

Arquitetura de Computadores

Arquitetura de Computadores

10th Grade

20 Qs

Information technology

Information technology

10th Grade

20 Qs

Computer Architecture A Level CS

Computer Architecture A Level CS

Assessment

Quiz

Computers

10th - 11th Grade

Practice Problem

Medium

Created by

John Rutherford

Used 44+ times

FREE Resource

AI

Enhance your content in a minute

Add similar questions
Adjust reading levels
Convert to real-world scenario
Translate activity
More...

24 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In which architecture are instructions and data stored in separate memory units?

Harvard

Von Neumann

2.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In which architecture do instructions and data each have their own bus?

Harvard

Von Neumann

3.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In which architecture does a single control unit follow a linear fetch, decode and execute cycle?

Harvard

Von Neumann

4.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In which architecture can the reading and writing of data be done at the same time as an instruction is being fetched?

Harvard

Von Neumann

5.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

In which architecture are instructions and data stored in a single, shared memory unit?

Harvard

Von Neumann

6.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which architecture processes just one instruction at a time?

Harvard

Von Neumann

7.

MULTIPLE CHOICE QUESTION

20 sec • 1 pt

Which architecture is used by RISC processors?

Harvard

Von Neumann

Create a free account and access millions of resources

Create resources

Host any resource

Get auto-graded reports

Google

Continue with Google

Email

Continue with Email

Classlink

Continue with Classlink

Clever

Continue with Clever

or continue with

Microsoft

Microsoft

Apple

Apple

Others

Others

By signing up, you agree to our Terms of Service & Privacy Policy

Already have an account?