1.1.1 Computer architecture (J277)

1.1.1 Computer architecture (J277)

10th - 11th Grade

35 Qs

quiz-placeholder

Similar activities

1.1 Systems Architecture MCQs

1.1 Systems Architecture MCQs

10th - 11th Grade

40 Qs

Computer Hardware & Data Representation Quiz

Computer Hardware & Data Representation Quiz

10th Grade

39 Qs

IGCSE Computer Science: CPU

IGCSE Computer Science: CPU

10th Grade

40 Qs

Y10 PPE

Y10 PPE

10th Grade

35 Qs

Computer Systems Recap

Computer Systems Recap

10th Grade

33 Qs

Y10 System Architecture Review

Y10 System Architecture Review

9th Grade - University

40 Qs

GCSE Computer Science: Topic 3 Consolidation

GCSE Computer Science: Topic 3 Consolidation

10th - 11th Grade

30 Qs

Computer Systems 9 v2

Computer Systems 9 v2

9th - 10th Grade

33 Qs

1.1.1 Computer architecture (J277)

1.1.1 Computer architecture (J277)

Assessment

Quiz

Computers

10th - 11th Grade

Medium

Created by

Chris Spencer

Used 13+ times

FREE Resource

35 questions

Show all answers

1.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

The Memory Address Register (MAR) holds ...........

Results of any ongoing calculations

Location in memory of the instruction to be fetched

Location of the RAM

The instruction and data that has been fetched from memory

2.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for temporarily storing the data or program instruction that has been fetched from memory

Memory Address Register

Program Counter

Accumulator

Memory Data Register

3.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for storing the mathematical and logical calculations

Memory Address Register

Program Counter

Accumulator

Memory Data Register

4.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for holding the memory address location of instruction which will be fetched at the start of the next cycle?

Memory Address Register

Program Counter

Accumulator

Memory Data Register

5.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

Which register is responsible for holding the address of the instruction to be fetched or stored?

Memory Address Register

Program Counter

Accumulator

Memory Data Register

6.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

True or False, the accumulator is part of the arithmetic and logic unit.

True

False

7.

MULTIPLE CHOICE QUESTION

30 sec • 1 pt

True or False, the buses are responsible for communicating the data transfer between the CPU and the Main Memory (RAM)

True

False

Create a free account and access millions of resources

Create resources
Host any resource
Get auto-graded reports
or continue with
Microsoft
Apple
Others
By signing up, you agree to our Terms of Service & Privacy Policy
Already have an account?